Xilinx/AMD Video SDK — Alveo U30 / VT1

Description

AMD/Xilinx Video SDK for Alveo U30 and AWS VT1 FPGA transcoding, exposing FFmpeg, GStreamer and the XMA C API for hardware-accelerated encode/decode.

URL

• Visit resource

Related resources

• video-toolbox-rsRust bindings for Apple VideoToolbox, supporting H.264/H.265 hardware encode and H.264/H.265/VP9/AV1 hardware decode.
• OpenHardwareVC: Open-Source Library for 8K UHD Hardware (AVS3)ACM paper presenting an open-source hardware library targeting 8K UHD AVS3 chip design for video coding.
• hardh264H.264 baseline-profile encoder implemented in VHDL for FPGA synthesis.
• Sustainable Real-Time 8K60 HEVC Encoding for V2XPaper on repurposing legacy Pascal-generation NVENC hardware for real-time 8K60 HEVC encoding via split-frame encoding, targeting V2X appli…
• Evaluation of Hardware-based Video Encoders on Modern GPUs for UHD Live-StreamingAcademic evaluation of NVIDIA/Intel GPU and Snapdragon hardware video encoders for UHD live-streaming applications.
• AV1 Encoding with libsvtav1 on QencodeThe libsvtav1 encoder (SVT-AV1) is an AV1 implementation tuned for both compression efficiency and parallel performance. This guide covers…
• Differentiable VMAF Re-implementation on PyTorchDifferentiable PyTorch reimplementation of VMAF metric enabling gradient-based codec/RDO optimization, with companion code.
• Performance Comparison of AV1, JEM, VP9, and HEVC EncodersFraunhofer HHI SPIE 2017 paper comparing codec internals, BD-BR, and complexity across AV1, JEM, VP9, and HEVC.
• nano-hevcMinimal educational HEVC encoder written in pure Python, readable-over-fast, for teaching codec internals.
• Opus (xiph/opus)Reference implementation of the Opus audio codec, recently adding deep-learning-based packet loss concealment.
• dav1d.wasmWASM port of the dav1d AV1 decoder, SIMD-optimized with TypeScript interfaces, aimed at production use in browsers.